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Abstract
We propose a set-theoretic model for parallelism. The model is based on separate distributions of data and work.
The major theoretic result is that communication can then be derived by formal reasoning. While the model has an
immediate interpretation in distributed memory parallelism, we show that it can also accomodate multicore shared
memory programming, as well as clusters with accelerators.
The model gives rise in a natural way to objects that resemble the VecScatter construct in the PETSc library,
or active messages in such packages as Charm++. Thus we argue that the model oﬀers the prospect of an abstract
programming system that can be compiled down to proven high-performance constructs.
Keywords: Parallel Programming, Programming models
1. Introduction
It is a curious fact that the high performance computing (HPC) community has long been aware of the importance
of data movement in computations but that this awareness is largely missing from the development of programming
tools.
The problems of data movement appear in several guises. For instance, there is talk of running into a “memory
wall”: moving data from memory to the processor is becoming the limiting factor for performance, rather than what
happens with that data in the processor. In parallel programming, there are “latency bound” computations, meaning
that moving data over the network between processors is, again, more important than what happens in the processor.
In the HPC community we see this problem addressed mostly by laborious programming and algorithm recoding
to circumvent memory and network latency, while in the computer science community little real support for these
communication problems is oﬀered. Although there is research in parallel programming languages aimed at increasing
programmer productivity, little is done to address the problems of data movement explicitly. Typical approaches such
as UPC or Chapel deﬁne data distributions but leave any data traﬃc implicitly deﬁned, at least on the user level [1].
This puts such languages at a disadvantage compared to codes using the MPI library [2]. This is not surprising:
MPI allows the user to reﬂect a great deal of knowledge about the nature of the application in the code, so that code
can be very eﬃcient. Arguably this is not a high-productivity approach since the programmer is forced to spell out
many details. Also, the eﬃciency attained is likely not to be portable to other architecture types. High-productivity
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tools and languages leave it to lower software levels to achieve this eﬃciency. Typically, such an approach fails unless
the programmer again goes to great lengths to optimize the code, eﬀectively annulling the advantage of such tools.
Leaving communication deﬁned implicitly or handled by lower software layers is suboptimal for at least the
following reasons:
• If several independent messages are sent between two processors, they can be aggregated. Such aggregation is
hard to recognize by a compiler or a software service layer.
• In order to aggregate messages, a service layer could postpone communication until data are absolutely needed
(“just in time”). However, that approach removes the possibility of overlapping communication and computa-
tion (“latency hiding”) by starting the communication at the earliest possible time.
• The same communication pattern is often used several times in a row. Thus, any preprocessing for optimizing
the communication schedule can be amortized. However, languages that do not explicitly manage communica-
tion leave this possibility by the wayside.
In this paper we give a theoretical treatment of parallel algorithms based on an explicit acknowledgment of the
importance of data movement. We show that by a judicious design of the framework for algorithm descriptions the
communication becomes an explicit object, which, moreover, can be formally derived and not left to a runtime system.
1.1. A vision for global parallel programming
We believe that high performance is attainable given enough tuning eﬀort with currently existing tools, and that
the main problem is to make these tools available in a high level ﬂexible and integrative manner.
We present a new theoretical model for expressing parallelism; our main claim is that this model allows for
formal derivation of the parallel data movement in an algorithm. In our Integrative Model for Parallelism (IMP)
programmers can express algorithms in architecture-agnostic terms, yet the model can be compiled into MPI, active
messages packages such as Charm++, thread libraries, or new systems such as Concurrent Collections; the model can
ﬁt itself to architectures as diverse as many-core, distributed memory, or clusters with attached accelerators.
Our model is graph based, with communication following from a formal derivation process, rather than coded by
the programmer. We show by some examples how nontrivial communication patterns can be derived as ﬁrst-class
objects in the model. Our model is surprisingly versatile in incorporating algorithm and memory structures, hence the
name Integrative Model for Parallelism (IMP).
A few things our model is not. It is a programming model, so we oﬀer no transformations of existing codes. It is not
a cost model, though we will attempt to include cost in our formal derivations. We do not propose a new programming
language: just as CUDA and Cilk build on plain C/C++, we feel that high performance can be reached by compiling
down to already existing tools. We do not claim to be able to derive optimal algorithms, routing, or scheduling:
the programmer still has the responsibility for the algorithm design; we oﬀer a high level, high productivity way of
expressing the design. However, as indicated, our model will eﬀect message aggregation and latency hiding.
1.2. Inspiration
One of the few tools in general use that explicitly acknowledges the existence and importance of data traﬃc is
the PETSc library [3], in its VecScatter object. Notably, it oﬀers a collective view to data movement: overall data
movement is programmed, and the actual sends and receives are derived by the software.
A clear example of the importance of VecScatter objects is its use in the distributed sparse matrix vector product,
which occurs in each iteration of an iterative linear system solution. In the context of Finite Element Method (FEM)
calculations such communication follows no predetermined pattern, but is limited in execution to processes that model
neighboring parts of the computational domain. Applying the VecScatter object to two vectors moves data between
the vectors by mapping a set of indices in the one vector to another set in the other vector.
Having communication patterns as ﬁrst-class objects achieves the ‘inspector-executor’ model [4]: constructing
this VecScatter object can be expensive, potentially involving all-to-all communication, but its application can be
eﬃcient, involving only nearest-neighbor processes.
The VecScatter also constructs a single message between any two processors, so communication is optimally
aggregated; and it uses nonblocking communication so traﬃc can be initiated at the earliest possible time.
238   Victor Eijkhout /  Procedia Computer Science  9 ( 2012 )  236 – 245 
Another inspiration is the VecPipeline object of the ParPre library [5], which combines the abstract formula-
tion of the VecScatter with a concept of dataﬂow between processors, essentially introducing a directed acyclic
graph (DAG) between tasks. The paradigmatic example here is the propagation of vector elements in a Gauss-Seidel
iteration.
1.3. Survey of earlier research
We brieﬂy survey previous work on parallel programming, focusing on those aspects relevant to our model.
Early work on parallelism
A great deal of research has been done on communicating processes. This topic was in fact formalized long
before it became relevant on parallel hardware. A landmark publication was Hoare’s Communicating Sequential
Processes [6]; many later publications built on this (for instance [7, 8]) and the echoes of this work can still be found
in systems such as Aspen [9], which has queues that behave much like an implementation of the CSP channels, or
Dryad (http://research.microsoft.com/en-us/projects/Dryad/).
However, all these systems have an implicit model of truly independent processes that occasionally communicate.
Thus, most of the existing research is concerned with matters of deadlock, completion, and resource contention, none
of which plays a signiﬁcant role in our intended focus area of tightly coupled scientiﬁc applications.
Furthermore, such systems abstract away from the hardware completely: communication is formulated the same
whether the processes are time-sharing on a single CPU, using a multicore CPU with shared memory, or using message
passing on a cluster. Thus, architecture-speciﬁc optimizations are left to the communication layers and hardware.
Message passing
Starting around 1990 a great many software packages were developed that, with high performance in mind, sys-
tematized communication (especially for distributed-memory systems), but putting a considerable burden on the pro-
grammer by explicitly declaring all communication in processor-local terms. Foremost among these is the Message
Passing Interface (MPI) [2, 10]. While MPI solely used a two-sided communication model (until the MPI-2 stan-
dard was formalized), around the same time several one-sided models were developed, such as shmem [11] and
Charm++ [12]. The latter package oﬀers “active messages,” which are an important generalization of plain data
transfer: in addition to being one-sided, they associate operations with the transferred data.
Inspector-corrector model
In HPC communications are often repetitions of the same irregular pattern. Thus it makes sense to have an
‘inspector-executor’ model, where the user would ﬁrst declare a communication pattern to an inspector routine, which
would then yield an object whose instantiation was the actual communication. This idea originated in an HPC system
which in fact predates MPI: the ‘Parti primitives’ [4]. The inspector-executor model is currently available in the
VecScatter object of the PETSc library [3], which served as an inspiration for our model; a similar construct is
also available in Trilinos [13]. Such constructs improve over MPI in that they oﬀer a global, collective, view of
communication. We adopt this view in our model.
Distributions
Many languages and systems for parallelism have realized that data layout is a crucial aspect. Thus, UPC [14],
HPF [15] have ways of specifying array distributions. Later systems such as Petsc and Trilinos, Elemental [16] and
Chapel [17] have distributions as ﬁrst-class objects, which is crucial for the ﬂexible treatment of irregular parallelism.
Parallel languages
While the strict notion of a parallelizing compiler has died long ago, languages that allow high level expression
of parallelism still exist. PGAS languages, such as UPC oﬀer easy programmability; however, they leave too much
responsibility to the lower software layers. Hence, high performing codes in these languages require considerable
tweaking.
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BSP
Our proposed programming model is reminiscent (apart from the inspiration from PETSc as mentioned above) of
two very diﬀerent models for parallelism. On the one hand, our graph description is similar to the supersteps in bulk
synchronous parallelism (BSP) [18, 19]. On the other hand, as the reader will see in the examples, we lack the barrier
synchronization. The fact that elementary computations can ﬁre once their inputs are available is similar to dataﬂow
(see, for an example of one model, [20]). The fact that our model is a graph model seems to reinforce this similarity,
but important diﬀerences exist, as we will point out.
2. The basic I/MP model
We deﬁne a computation as a directed bipartite graph, that is, a tuple comprising an input data set, an ouput data
set, and a set of elementary computations that take input items and map them to output items:
A = 〈In,Out, E〉
where
In,Out are data structures and
E is a set of (α, β) elementary computations, where α ∈ In, β ∈ Out.
To parallelize a computation over P processors, we deﬁne
A = 〈A1, . . . , AP〉, Ap = 〈Inp,Outp, Ep〉,
describing the parts of the input and output data set and (crucially!) the work that are assigned to processor p. The
only restrictions on these distributions are
In =
⋃
p
Inp,Out =
⋃
p
Outp, E =
⋃
p
Ep;
none of these distributions are required to be disjoint. To foreshadow the rest of the discussion in this section, we
remark that elementary computations in Ep (meaning that they are executed on processor p) need not have their input
data in Inp, nor their output in Outp. Formalizing parallel computation will be seen to consist of indicating the relations
in processor locality between input/output data sets and elementary computations.
Based on the fact that the computations in Ep are executed on processor p we can now deﬁne the input and output
data for these computations:
In(Ep) = {α : (α, β) ∈ Ep}, Out(Ep) = {β : (α, β) ∈ Ep}.
These correspond to the input elements that are needed for the computations on processor p, and the output elements
that are produced by those computations. These sets are related to Inp,Outp but are not identical: in fact we can now
characterize the communication involved in an algorithm as
⎧⎪⎪⎨⎪⎪⎩
In(Ep) − Inp data to be communicated to p before computation
Out(Ep) − Outp data computed on p, to be communicated out afterwards
We see that some simple cases are covered by our model: the common ‘owner computes’ case corresponds to
Out(Ep) = Outp,
that is, each processor computes the elements of its part of the output data structure and no data is communicated
after being computed. If additionally In(Ep) = Inp, we have an embarrassingly parallel computation because no
communication occurs before or after computation.
The elements α, β of the input and output data structures can be scalars or blocks of data. For greater generality
we can let E be a hypergraph, that is, α, β are subsets of In,Out, rather than elements. This however, requires us to
normalize each Ep to be such that for any (α, β) ∈ Ep both α is either completely contained in Inp or in In(Ep) − Inp,
and similarly that β is completely contained either in Outp or Out(Ep) − Outp. We do this by splitting any (α, β) ∈ Ep
in at most four parts that satisfy this requirement.
240   Victor Eijkhout /  Procedia Computer Science  9 ( 2012 )  236 – 245 
2.1. Functional composition of kernels
The above deﬁnitions pertain to a single operation; if we compose two operations we use superscripts to identify
the proper sets. If σ and τ are two operations we denote them formally as
Aσ = 〈Inσ,Outσ, Eσ〉, Aτ = 〈Inτ,Outτ, Eτ〉.
Instead of the tradition notation y = τ(σ(x)), we use a left-to-right functional notation
Inσ → Eσ  Eτ → Outτ;
that is, we interpret the Eσ, Eτ edge sets as functional mappings from their inputs to their outputs.
2.2. Limit cases
Our model covers some limit cases of parallel computing. For instance, if all processors have access to the full
input and output, that is,
Inp ≡ In, Outp ≡ Out
we have a shared memory computation. Typically, E = ∪pEp will be a disjoint partitioning, but redundant work can
be modeled by having nonzero intersection between some of the Ei sets.
As already remarked above, if we have
Out(Ep) = Outp, In(Ep) = Inp
and E = ∪pEp is disjoint, the computation is ‘conveniently parallel’ since no communication is needed.
3. An illustrative example
By way of example, we show how to apply our model to the parallel matrix-vector product. This algorithm was
chosen because it oﬀers a clear illustration; more complicated algorithms such as sorting or N-body problems can also
be realized in the model. Let’s consider the shared and distributed matrix-vector product y ← Ax, or yi = ∑ j ai jx j
where A is square of size N × N, and we have P processors. We will consider both the dense and the sparse form.
3.1. Shared memory implementation
The shared memory operation is easy to describe since all processors can see all input and output. Thus,
⎧⎪⎪⎪⎪⎪⎨⎪⎪⎪⎪⎪⎩
Inp = In(Ep) = x
Outp = Out(Ep) = y
Ep = {compute yi : i ∈ Ip}
where the Ip are a disjoint partitioning of the index set of the vectors. In other words, only the instructions are
distributed, and no communication is needed.
3.2. Distributed memory implementation
The distributed case of the matrix-vector product is the ﬁrst non-trivial example we consider. We split the compu-
tation into two kernels:
∀i : yi = ∑ j ai jx j
=
∑
j ti j, ti j = ai jx j.
The formal presentation considers separately the instructions for computing the temporary ti j = ai jx j quantities, and
the reduction yi =
∑
j ti j. This makes the matrix vector product y← Ax (where x, y are of size N) a composition (with
·  · indicating left-to-right function composition) of two algorithms
A = Aτ  Aη, Aτ = 〈x, t, Eτ〉, Aη = 〈t, y, Eη〉
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where ⎧⎪⎪⎨⎪⎪⎩
Eη = {ηi : i < N} ηi := ‘ yi ← ∑ j ti j ’
Eτ = {τi j : i, j < N} τi j := ‘ ti j ← ai jx j ’.
Wewill only consider one-dimensional distributions of the matrix, but our analysis works for the two-dimensionally
distributed case too. To deﬁne the distributions of the input and output, we introduce sets Ip that form a disjoint parti-
tioning of the index set 0 . . .N − 1, the simplest example being
Ip =
[
p × N
P
, . . . , (p + 1) × N
P
− 1
]
.
Formally, the sets Ip are deﬁned by the distribution of x, y
Inp = x(Ip), Outp = y(Ip)
where x(Ip) is shorthand for those elements of x with indices in Ip. The distribution of t will be the key to the parallel
algorithm: we create A and t to be similarly distributed since we want ti j = ai jx j to be computed on the processor that
owns ai j.
The ηi and τi j operations ﬁt together as follows:
x(Ip) = Inτp
Eτp−→ Outτp = Inηp
Eηp−→ Outηp = y(Ip)
We will now derive what communication needs to take place in the parallel algortihm.
For the reduction part we use the “owner computes” rule, so that for any i, yi is computed on the processor that
owns yi:
Eηp = {ηi : i ∈ Ip} ⇒ Out(Eηp) = y(Ip).
We note that this gives Out(Eηp) = Out
η
p. The reduce operation here can be a logical or a physical reduction, depending
on distribution of the data. Thus, the programmer speciﬁes the structure of the operation, and the compiler and runtime
will generate communication instructions as needed.
Under the assumption that no communication happens during the reduction, we have
In(Eηp) = In
η
p = t(Ip, ∗)
and the remaining part of the algorithm is the calculation of Eτ which satisﬁes
x(Ip) = Inτp
Eτp−→ Outτp = t(Ip, ∗)
and during which all the communication takes place. The precise implementation of the communication follows from
the choice to distribute the matrix by rows or columns, as we will now show.
Distribution by rows. Distributing A by rows, that is, processor p storing A(Ip, ∗), means that
Eτp = {τi j : i ∈ Ip}.
Since Inτp = x(Ip) and In(E
τ
p) = x(∗), we conclude that an allgather of x is needed.
Next, the reduction is local, since both Inηp = t(Ip, ∗), In(Eηp) = t(Ip, ∗).
Distribution by columns. The general principle is that we compute ti j = ai jx j on the processor that owns ai j. There-
fore, if A is distributed by columns, with processor p storing A(∗, Ip), we have
Eτp = {τi j : j ∈ Ip}.
It follows that In(Eτp) = x(Ip). Since also In
τ
p = x(Ip), no communication is needed prior to ti j computation. While the
user code is identical as in the row case, now the lower layer will not generate any communication instructions.
On the other hand,
Outτp = In
η
p = t(Ip, ∗) and Out(Eτp) = t(∗, Ip),
so the ti j have to be communicated after their computation, in what is either a global data transpose, or a reduce-scatter
if we merge this with the subsequent reduction.
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3.3. Other examples
Lack of space prevents us from giving more sophisticated examples. However, we note that nothing in our model
limits us to dense linear algebra. The general concepts of input and output sets and partitioning fully allows for sparse
matrix operations.
With functional composition of operations, and using subsets of the input/output, we see that division-based
operations such as sorting are expressible in our model. Combining all these concepts allows us to express multi-level
sparse operations such as N-body problems. We will report on this elsewhere.
4. Distributions
In examples such as in section 3 we showed how the abstract model leads to transformations of linear algebra
objects. We now show how this linear algebra notion can be interpreted in programmatic terms.
Let us consider a vector of size N and P processors. A distribution is a function that maps each processor to a
subset of N:
v : P→ 2N .
Thus, each processor stores elements of the vector; the partitioning does not need to be disjoint.
A couple of examples. With b = N/P (assuming for simplicity’s sake that N is evenly divisible by P) we deﬁne
the even distribution
e ≡ p → [pb, . . . (p + 1)b − 1],
the cyclic distribution
c ≡ p → {i : mod (i, b) = p},
and the redundant replication
∗ ≡ p → N.
Let x be a vector and v a distribution, then we can introduce an elegant, though perhaps initially confusing, notation
for distributed vectors:
x(v) ≡ p → x[v(p)]
That is, x(v) is a function that gives for each processor p the elements of x that are stored on p according to the
distribution v. As an important special case, x(∗) describes the case where each processor stores the whole vector.
If v and w are distributions, we can indicate their relationship:
x(w) ≡ p → x(v)[v−1 ◦ w(p)]
This means that we can describe x distributed according to w in terms of the v distribution, involving the communica-
tion described as v−1 ◦w. (Distributions need not be invertible, but the expression v−1 has a well-formed interpretation
regardless.)
4.1. Operations in terms of distributions
We return to the matrix-vector product and split it in purely local work, and data distributions.
Ax = A · (diag(x)e)
= (A · diag(x))e
Here, A ·diag(x) is a right scaling which is a local operation if the distributions of A and x allow this; the multiplication
of its result by e is a reduction.
We introduce an explicit notation for the right scaling:
A(v,w)σR x(w).
We can then declare a syntax rule for the σR operator, stating that the distributions match.
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Product by rows. Using the distribution notation we can write the product by rows as
⎧⎪⎪⎨⎪⎪⎩
t(v, ∗)← A(v, ∗)σR x(∗)
y(v)← ∑ j t(v, ∗).
Similar to the right scaling, we declare a syntax rule that the second index of the operand of
∑
j has to be ∗.
We now make the following observations.
• We are assuming that A(v, ∗) describes the distribution of A, so no data traﬃc is needed there.
• On the other hand, x is distributed as x(v), so x(∗) is a redistribution, speciﬁcally an allgather.
• The output of the scaling, t(v, ∗), equals the input of the reduction, so no communication is needed there.
• Assuming that y(v) is the desired distribution, no further communication is needed after the reduction.
Product by columns. Using the distribution notation we can write the product by columns as
⎧⎪⎪⎨⎪⎪⎩
t(∗, v)← A(∗, v)σR x(v)
y(v)← ∑ j t(v, ∗)
The communication story is now as follows:
• We assume that A is distributed as A(∗, v), meaning that columns are distributed over the processors.
• x(v) is the distribution on input, and no communication is needed; the distribution of the output is described by
t(∗, v).
• On the other hand, the reduction still needs t(v, ∗), so a global data transpose is needed:
t(v, ∗)← t(∗, v).
• The result of the reduction is again y(v), which is the desired distribution.
Sparse case. For the sparse case we need to extend the distribution notation a little. Let v be a distribution:
v : P→ 2N
and R a function
R : N → 2N
that gives for a row number i the location of the nonzero columns in that row.
Now we overload the comma and deﬁne a composite mapping:
v,w : p → v(p),w(p) ∩ R(v(p))
This deﬁnition seems biased towards row distributions. However, we can deﬁne an adjoint T : N → 2N to R as
T ( j) = {i : j ∈ R(i)}
R(i) = { j : i ∈ T ( j)}
With this, we get the equivalent deﬁnitions
v,w : p →
⎧⎪⎪⎨⎪⎪⎩
v(p),w(p) ∩ R(v(p))
v(p) ∩ T (w(p)),w(p)
Now we can write again A(v, ∗) · x(∗). However, because of the new deﬁnition of v,w, x only has to be gathered in
a limited way. The resulting operation can be termed a ‘shadowed all-gather’: the input vector is sent to all processors
as in the dense case, except that on each processor a shadow mask indicates which components are needed.
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4.2. Discussion
These distributions ﬁt the IMP model in a natural way. In the case of the matrix-vector product we have
In = x(v), In(E) = x(∗)
so the communication part (an allgather) happens prior to the computation. Thus we see that the Inp → In(Ep)
transformation can be extressed in terms of transforms. This mapping from one transform to another is reminiscent
of the VecScatter object in PETSc.
5. Other memory models
In the above discussion we implicitly used a distributed memory model. For space reasons we can not detail how
the model can be applied to other memory models, but we limit ourselves to discussing the general approach.
The IMP model as described above interprets an algorithm as a DAG, which can either be interpreted as a task
graph, or as a dataﬂow formulation. In either case, nothing in the model forbids certain arcs; in other words, the
algorithm graph is embedded in an architecture graph that is a clique. In a distributed memory cluster this makes
sense, as any two nodes can communicate directly (at uniform cost in the case of a fat-tree network).
The key to incorporating other memory structures in the IMP model is to allow nontrivial architecture graphs, and
to make the coupling between algorithm graph and architecture graph more ﬂexible. For example:
• The architecture graph would not be fully connected, for instance a mesh. Diﬀerent mappings of the task graph
to the algorithm graph would then lead have diﬀerent behaviour in terms of link congestion. These mappings
can be described algebraically, leading to an analysis of the communication behaviour.
• The architecture graph can have multiple types of connections, for instance in the case of a cluster with acceler-
ators where the cluster nodes are fully connected, and the accelerators only to their host node. One connection
kind can then be factored out, with the quotient graph modeling the communications of the other type. Thus we
can derive the aggregated MPI communications of an algorithm on such a cluster.
• A ﬂexible assignment of processes to processors includes redundant assignment. Applying the process of taking
quotient graphs then eliminates certain data movement.
We see that message minimization in the IMP model is a graph embedding problem, where the best mapping of
the algorithm graph (which we note is formally derived from the distributions, not explicitly programmed) on the
architecture graph. Details of this are still a topic of research.
To an extent, shared memory can also be modeled in IMP if we identify IMP data communication with cache
misses. The realization here is that cores are processors with their own private memory, so despite the ‘shared memory’
name, there is actually distributed memory where the place of the network is taken by the shared bulk memory. Thus
we can formulate optimal task scheduling by the same graph optimization strategy outlined above. Again, the details
of this are still a topic of research.
6. Discussion
We have presented a new theoretical model for parallel computing, the Integrative Model for Parallelism (IMP),
which unlike many previous models focuses on data movement rather than data distribution or process coordination.
Such an emphasis is important for achieving high performance on current and future large scale architectures.
In our model, communication is a formally derived entity. Thus, the programmer writes in global terms without
a need to code any communication explicitly. Having communication as an object has several advantages, foremost
among which the adherence to the inspector-executor paradigm. In this, the expensive preprocessing to determine a
communication pattern is performed once, resulting in a communication object, after which the actual communication
is a (relatively inexpensive) instantiation of this object.
We have indicated how our model can be implemented in terms of transformations between diﬀerent data distri-
butions. Such transformations already exist in several software libraries, from which we draw the conclusion that our
model can be implemented by compilation down to existing high-performance tools.
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The model has an immediate interpretation in distributed memory where there is a one-to-one mapping between
processes and processors. However, by decoupling the algorithmic dependency graph from the physical architecture
connectivity graph, task scheduling in the context of shared memory multicore can also be covered with this model.
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